Created
November 28, 2025 19:41
-
-
Save endel/00eeb4f5275ef9e2e56acdda6633fd19 to your computer and use it in GitHub Desktop.
High Performance: cat /proc/cpuinfo && lscpu
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| processor : 0 | |
| vendor_id : GenuineIntel | |
| cpu family : 6 | |
| model : 85 | |
| model name : Intel Xeon Processor (Cascadelake) | |
| stepping : 6 | |
| microcode : 0x1 | |
| cpu MHz : 2893.194 | |
| cache size : 16384 KB | |
| physical id : 0 | |
| siblings : 1 | |
| core id : 0 | |
| cpu cores : 1 | |
| apicid : 0 | |
| initial apicid : 0 | |
| fpu : yes | |
| fpu_exception : yes | |
| cpuid level : 13 | |
| wp : yes | |
| flags : fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflush mmx fxsr sse sse2 syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xtopology cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pcid sse4_1 sse4_2 x2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lahf_lm abm cpuid_fault pti ssbd ibrs ibpb fsgsbase bmi1 avx2 smep bmi2 erms invpcid avx512f avx512dq clflushopt clwb avx512cd avx512bw avx512vl xsaveopt arat pku ospke avx512_vnni | |
| bugs : cpu_meltdown spectre_v1 spectre_v2 spec_store_bypass l1tf mds swapgs itlb_multihit mmio_stale_data retbleed gds bhi its | |
| bogomips : 5786.38 | |
| clflush size : 64 | |
| cache_alignment : 64 | |
| address sizes : 40 bits physical, 48 bits virtual | |
| power management: |
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
| Architecture: x86_64 | |
| CPU op-mode(s): 32-bit, 64-bit | |
| Address sizes: 40 bits physical, 48 bits virtual | |
| Byte Order: Little Endian | |
| CPU(s): 1 | |
| On-line CPU(s) list: 0 | |
| Vendor ID: GenuineIntel | |
| Model name: Intel Xeon Processor (Cascadelake) | |
| CPU family: 6 | |
| Model: 85 | |
| Thread(s) per core: 1 | |
| Core(s) per socket: 1 | |
| Socket(s): 1 | |
| Stepping: 6 | |
| BogoMIPS: 5786.38 | |
| Flags: fpu vme de pse tsc msr pae mce cx8 apic sep mtrr pge mca cmov pat pse36 clflus | |
| h mmx fxsr sse sse2 syscall nx pdpe1gb rdtscp lm constant_tsc rep_good nopl xt | |
| opology cpuid tsc_known_freq pni pclmulqdq ssse3 fma cx16 pcid sse4_1 sse4_2 x | |
| 2apic movbe popcnt tsc_deadline_timer aes xsave avx f16c rdrand hypervisor lah | |
| f_lm abm cpuid_fault pti ssbd ibrs ibpb fsgsbase bmi1 avx2 smep bmi2 erms invp | |
| cid avx512f avx512dq clflushopt clwb avx512cd avx512bw avx512vl xsaveopt arat | |
| pku ospke avx512_vnni | |
| Virtualization features: | |
| Hypervisor vendor: Microsoft | |
| Virtualization type: full | |
| Caches (sum of all): | |
| L1d: 32 KiB (1 instance) | |
| L1i: 32 KiB (1 instance) | |
| L2: 4 MiB (1 instance) | |
| L3: 16 MiB (1 instance) | |
| NUMA: | |
| NUMA node(s): 1 | |
| NUMA node0 CPU(s): 0 | |
| Vulnerabilities: | |
| Gather data sampling: Unknown: Dependent on hypervisor status | |
| Indirect target selection: Mitigation; Aligned branch/return thunks | |
| Itlb multihit: KVM: Mitigation: VMX unsupported | |
| L1tf: Mitigation; PTE Inversion | |
| Mds: Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown | |
| Meltdown: Mitigation; PTI | |
| Mmio stale data: Vulnerable: Clear CPU buffers attempted, no microcode; SMT Host state unknown | |
| Reg file data sampling: Not affected | |
| Retbleed: Mitigation; IBRS | |
| Spec rstack overflow: Not affected | |
| Spec store bypass: Mitigation; Speculative Store Bypass disabled via prctl | |
| Spectre v1: Mitigation; usercopy/swapgs barriers and __user pointer sanitization | |
| Spectre v2: Mitigation; IBRS; IBPB conditional; STIBP disabled; RSB filling; PBRSB-eIBRS N | |
| ot affected; BHI SW loop, KVM SW loop | |
| Srbds: Not affected | |
| Tsa: Not affected | |
| Tsx async abort: Not affected | |
| Vmscape: Not affected |
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment