Skip to content

Instantly share code, notes, and snippets.

@bbrezillon
Created August 17, 2020 13:26
Show Gist options
  • Select an option

  • Save bbrezillon/dcf16c45a4725963d90315bc638600be to your computer and use it in GitHub Desktop.

Select an option

Save bbrezillon/dcf16c45a4725963d90315bc638600be to your computer and use it in GitHub Desktop.
=====before vectorizer pass=====
shader: MESA_SHADER_COMPUTE
local-size: 0, 0, 0
shared-size: 0
inputs: 0
outputs: 0
uniforms: 0
shared: 0
decl_var shared INTERP_MODE_NONE uint[4] var
decl_function main (0 params)
impl main {
block block_0:
/* preds: */
vec1 64 ssa_1 = deref_var &var (shared uint[4])
vec1 64 ssa_2 = load_const (0x 100000000 /* 0.000000 */)
vec1 64 ssa_3 = deref_array &(*ssa_1)[4294967296] (shared uint) /* &var[4294967296] */
vec1 32 ssa_4 = intrinsic load_deref (ssa_3) (0, 0, 0) /* access=0 */ /* align_mul=4 */ /* align_offset=0 */
vec1 32 ssa_5 = mov ssa_4
vec1 64 ssa_6 = load_const (0x 200000001 /* 0.000000 */)
vec1 64 ssa_7 = deref_array &(*ssa_1)[8589934593] (shared uint) /* &var[8589934593] */
vec1 32 ssa_8 = intrinsic load_deref (ssa_7) (0, 0, 0) /* access=0 */ /* align_mul=4 */ /* align_offset=0 */
vec1 32 ssa_9 = mov ssa_8
/* succs: block_1 */
block block_1:
}
=====after vectorizer pass=====
Shader from the failed test:
shader: MESA_SHADER_COMPUTE
local-size: 0, 0, 0
shared-size: 16
inputs: 0
outputs: 0
uniforms: 0
shared: 16
decl_var shared INTERP_MODE_NONE uintx0a4B[4] var
decl_function main (0 params)
impl main {
block block_0:
/* preds: */
vec1 64 ssa_1 = deref_var &var (shared uintx0a4B[4])
vec1 64 ssa_2 = load_const (0x 100000000 /* 0.000000 */)
vec1 64 ssa_3 = deref_array &(*ssa_1)[4294967296] (shared uintx0a4B) /* &var[4294967296] */
vec1 32 ssa_4 = intrinsic load_deref (ssa_3) (0, 1073741824, 0) /* access=0 */ /* align_mul=1073741824 */ /* align_offset=0 */
vec1 32 ssa_5 = mov ssa_4
vec1 64 ssa_6 = load_const (0x 200000001 /* 0.000000 */)
vec1 64 ssa_7 = deref_array &(*ssa_1)[8589934593] (shared uintx0a4B) /* &var[8589934593] */
vec1 32 ssa_8 = intrinsic load_deref (ssa_7) (0, 4, 0) /* access=0 */ /* align_mul=4 */ /* align_offset=0 */
vec1 32 ssa_9 = mov ssa_8
/* succs: block_1 */
block block_1:
}
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment